Analogue to digital converter (ADC)

The FPGA provides an analogue to digital converter, and this hardware IP block provides a memory mapped way of interacting with that. Please see the specification for XADC for a more detailed description of how it works.

Registers

For a more detailed description of all of these registers please see Chapter 3 of the XADC specification.